
Note: This is the 2018–2019 eCalendar. Update the year in your browser's URL bar for the most recent version of this page, or .
Note: This is the 2018–2019 eCalendar. Update the year in your browser's URL bar for the most recent version of this page, or .
Electrical Engineering : Specification of asynchronous behaviors. Asynchronous logic components. Hierarchical design and verification. Concurrency issues: deadlock, livelock, starvation, safety. Timing issues. Modern design styles: handshaking, micropipelines. Asynchronous analysis models for protocols and software.
Terms: This course is not scheduled for the 2018-2019 academic year.
Instructors: There are no professors associated with this course for the 2018-2019 academic year.
(3-3-3)
Prerequisite: ECSE 323